镜像站点 · 本页由第三方 GitHub 只读镜像提供，非 GitHub 官方站点，不接受任何登录或凭据输入。前往 github.com
Skip to content
View nishit0072e's full-sized avatar
⚒️
Innovating
⚒️
Innovating
22 followers · 33 following

Achievements

Achievement: StarstruckAchievement: Pull Shark

Achievements

Achievement: StarstruckAchievement: Pull Shark

Block or report nishit0072e

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
nishit0072e/README.md

GitHub Followers LinkedIn Total Repositories nishit0072e

🏆 About Me

🔬 Researcher | Engineer | Innovator
📍 Passionate about: VLSI, Embedded Systems & IoT
📡 Currently Exploring: ASIC Design

🚀 Tech Stack

🔥 Hardware & Platforms:

  • 🚀 FPGA: Xilinx FPGAs
  • 🖥 MCUs: CH32V003, THEJAS32, ESP32, ESP8266, ARDUINO 
  • 🔌 IoT & Wireless: BT, WiFi

💻 Software & Tools:

  • ⚙️ Languages: C, C++, Python, Verilog
  • 🛠️ Tools: Vivado, VS Code, Modelsim, eSim, Tanner, Cadence
  • 💿 Windows, Ubuntu, Centos

arduino c git ifttt linux matlab python

📡 Contact & Connect

nishit-bayen-🇮🇳-423aa421b nishit-bayen-🇮🇳-423aa421b nishit-bayen-🇮🇳-423aa421b

✨ "Building the Future, One Line of Code at a Time!" 🚀

Pinned Loading

  1. RTL-to-GDSII RTL-to-GDSII Public

    Complete installation flow of yosys, OpenSTA and OpenROAD for RTL Verification, Synthesis, Timing Analysis, Power Analysis & GDSII layout generation

    C++ 28 4

  2. Vega-Firmware-Build-Upload-Automation Vega-Firmware-Build-Upload-Automation Public

    An automation script using Makefile & Batchfile for Building to Uploading programs into Vega Processor by CDAC India with Taurus SDK, in Windows Platform

    Batchfile 4

  3. vsd-mini vsd-mini Public

    This Repository solely made for the Research Internship using VSDSquadron Mini RISC-V Development Board

    1

  4. MCU-Logic-Analyzer MCU-Logic-Analyzer Public

    STM32F103C6tx MCU (ARM Cortex-M3 CPU) based 8 channel Logic Analyzer

    Python 1 1

  5. VEGA-SDK-PlatformIO-Support VEGA-SDK-PlatformIO-Support Public

    Vega Processor PlatformIO Baremetal Project

    C 1 1

  6. gpx-lang gpx-lang Public

    High-performance systems programming language and optimizing compiler with target-agnostic TAC IR, zero-overhead runtime, and C99/RISC-V backends.

    Batchfile 1